Xu, Ying. 2023. “Asynchronous FIFO Design Based on Verilog”. Highlights in Science, Engineering and Technology 38 (March): 965-70. https://doi.org/10.54097/hset.v38i.5983.