Y. Xu, “Asynchronous FIFO Design Based on Verilog”, HSET, vol. 38, pp. 965–970, Mar. 2023, doi: 10.54097/hset.v38i.5983.