[1]
H. Lu, “FPGA-Based Vit Inference Accelerator Optimization”, HSET, vol. 111, pp. 282–287, Aug. 2024, doi: 10.54097/ffw9q577.