Xu, Ying. “Asynchronous FIFO Design Based on Verilog”. Highlights in Science, Engineering and Technology 38 (March 16, 2023): 965–970. Accessed August 17, 2026. https://drpress.org/ojs/index.php/HSET/article/view/5983.