[1]
Xie, Z. 2026. Power Optimization in 3D NAND Flash: A Co-Design Study of Architecture, Circuits, and Algorithms. Academic Journal of Science and Technology. 20, 2 (Mar. 2026), 30–36. DOI:https://doi.org/10.54097/wsxxnc64.