Mao, C. 2026. Design and implementation of reorder buffer in superscalar pipeline processor. Academic Journal of Science and Technology. 20, 2 (Mar. 2026), 289–297. DOI:https://doi.org/10.54097/bhcm1856.