Duan, Y. Impact of Power, EMI, and SET on VLSI NOR Circuits With Collaborative Hardening Approaches. AJST 2026, 20 (2), 51-57. https://doi.org/10.54097/t4w2gn62.