(1)
Mao, C. Design and Implementation of Reorder Buffer in Superscalar Pipeline Processor. AJST 2026, 20 (2), 289-297. https://doi.org/10.54097/bhcm1856.