Chen, K. Research into Optimizing the Performance of NAND Logic Gates in Terms of Delay and Power Consumption. AJST 2026, 20 (2), 431-438. https://doi.org/10.54097/j03pwe88.