1.
Mao C. Design and implementation of reorder buffer in superscalar pipeline processor. AJST. 2026;20(2):289-297. doi:10.54097/bhcm1856