1.
Han Y, Xiong K. A Verilog-Based Configurable Multi-Width Asynchronous FIFO Design. AJST. 2026;20(2):373-379. doi:10.54097/dx96by59