Mao, Chenyang. 2026. “Design and Implementation of Reorder Buffer in Superscalar Pipeline Processor”. Academic Journal of Science and Technology 20 (2): 289-97. https://doi.org/10.54097/bhcm1856.