Chen, K. (2026) “Research into Optimizing the Performance of NAND Logic Gates in Terms of Delay and Power Consumption”, Academic Journal of Science and Technology, 20(2), pp. 431–438. doi:10.54097/j03pwe88.