Y. Duan, “Impact of Power, EMI, and SET on VLSI NOR Circuits with Collaborative Hardening Approaches”, AJST, vol. 20, no. 2, pp. 51–57, Mar. 2026, doi: 10.54097/t4w2gn62.