C. Mao, “Design and implementation of reorder buffer in superscalar pipeline processor”, AJST, vol. 20, no. 2, pp. 289–297, Mar. 2026, doi: 10.54097/bhcm1856.