Y. Han and K. Xiong, “A Verilog-Based Configurable Multi-Width Asynchronous FIFO Design”, AJST, vol. 20, no. 2, pp. 373–379, Mar. 2026, doi: 10.54097/dx96by59.