[1]
R. Liu, “Resistive Random-Access Memory (ReRAM) Circuit Design Optimization”, AJST, vol. 20, no. 2, pp. 391–396, Mar. 2026, doi: 10.54097/3w6yh137.