[1]
Y. Huang, “Design and Feasibility Analysis of a UART Core Based on the AES Algorithm”, AJST, vol. 20, no. 2, pp. 578–583, Mar. 2026, doi: 10.54097/3eedxf50.