[1]
M. Xu, “Systematic Analysis of FPGA-Based Acceleration for Deep Neural Networks”, AJST, vol. 20, no. 2, pp. 703–709, Mar. 2026, doi: 10.54097/yqf8gq04.