[1]
X. Wang, “FPGA-Based Deep Learning Acceleration: Analysis of Dataflow and Tiling Strategies”, AJST, vol. 20, no. 2, pp. 848–854, Mar. 2026, doi: 10.54097/41gx1442.