Mao, Chenyang. “Design and Implementation of Reorder Buffer in Superscalar Pipeline Processor”. Academic Journal of Science and Technology, vol. 20, no. 2, Mar. 2026, pp. 289-97, https://doi.org/10.54097/bhcm1856.