[1]
X. Pan, “Interface Design for the Memory Machine”, CPL, vol. 11, no. 3, pp. 21–26, Dec. 2023, doi: 10.54097/n2syjq22.