Wang Y. FPGA Design and Performance Evaluation of a Bus Arbitrator Based on Dynamic Priority Adjustment. MMAA. 2026;9(3):90-97. doi:10.54097/c51j5715