Wang, Y. (2026). FPGA Design and Performance Evaluation of a Bus Arbitrator Based on Dynamic Priority Adjustment. Mathematical Modeling and Algorithm Application, 9(3), 90-97. https://doi.org/10.54097/c51j5715