Wang, Yibo. “FPGA Design and Performance Evaluation of a Bus Arbitrator Based on Dynamic Priority Adjustment”. Mathematical Modeling and Algorithm Application, vol. 9, no. 3, Aug. 2026, pp. 90-97, https://doi.org/10.54097/c51j5715.