Chen, Kaiming. “Research into Optimizing the Performance of NAND Logic Gates in Terms of Delay and Power Consumption”. Academic Journal of Science and Technology 20, no. 2 (March 30, 2026): 431–438. Accessed April 30, 2026. https://drpress.org/ojs/index.php/ajst/article/view/34128.