1.
Mao C. Design and implementation of reorder buffer in superscalar pipeline processor. AJST [Internet]. 2026 Mar. 30 [cited 2026 Apr. 30];20(2):289-97. Available from: https://drpress.org/ojs/index.php/ajst/article/view/34094