Chen K. Research into Optimizing the Performance of NAND Logic Gates in Terms of Delay and Power Consumption. AJST [Internet]. 2026 Mar. 30 [cited 2026 Apr. 30];20(2):431-8. Available from: https://drpress.org/ojs/index.php/ajst/article/view/34128