1.
Wang X. FPGA-Based Deep Learning Acceleration: Analysis of Dataflow and Tiling Strategies. AJST [Internet]. 2026 Mar. 30 [cited 2026 Apr. 29];20(2):848-54. Available from: https://drpress.org/ojs/index.php/ajst/article/view/34459