High-Density Dynamic Random Access Memory Circuit Design
DOI:
https://doi.org/10.54097/38eykk98Keywords:
High-Density DRAM, Multi-Transistor Gain Cells, Oxide Semiconductors, Low Power Consumption Optimization.Abstract
Traditional random-access memory (RAM) includes two main types: Static RAM (SRAM) and Dynamic RAM (DRAM). Leveraging the advantage of high integration density, DRAM has found widespread application in System-on-Chip (SoC) systems. With the advancement of integrated circuit technology, embedded DRAM (eDRAM) has been extensively researched due to its advantages of low latency and high bandwidth, these advantages enable it to have great application potential in fields sensitive to storage performance, such as high-performance computing, high-end smartphones, and artificial intelligence chips. This paper reviews the latest research on high-density eDRAM: in terms of cell structure, 4T/3T1C and other multi-transistor designs and dynamic regulation circuits achieve optimized retention time, area and power consumption; in terms of materials innovation, emerging devices such as AOS/IWO/AsymFET reduce leakage current, achieving quasi-non-volatility and second-level retention time; in terms of circuit design for low power consumption optimization, circuits such as negative voltage bootstrap drive improve energy efficiency, and system-level modeling ensures reliability.
Downloads
References
[1] Yang M, Wang Y, Kulkarni J P. A 118 GOPS/mm² 3D eDRAM TensorCore Architecture for Large-scale Matrix Multiplication[C]//2023 IEEE 30th International Conference on High Performance Computing, Data, and Analytics (HiPC). IEEE, 2023.
[2] Kwak J, Choe G, Lee J, et al. Monolithic 3D transposable 3T embedded DRAM with back-end-of-line oxide channel transistor[C]//2024 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2024.
[3] Chen L, Yang Y, Li W, et al. System-Level Evaluation of AOS Gain Cell eDRAMs for Low-Power Normally-Off Computing[C]//2024 IEEE 17th International Conference on Solid-State & Integrated Circuit Technology (ICSICT). IEEE, 2024.
[4] Wang K, Hao P, Zhang F, et al. Logic-Compatible Asymmetrical FET for Gain Cell eDRAM With Long Retention and Fast Access Speed[J]. Journal of the Electron Devices Society, 2025, 13: 237-244.
[5] Lai K, Yao E, Li Z, et al. A 4kb 4T eDRAM with Balanced Retention Time Adjustment[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2025, 72(3): 1345-1356.
[6] Harel O, Casarrubias E N, Eggimann M, et al. 64-kB 65-nm GC-eDRAM with half-select support and parallel refresh technique[J]. IEEE Solid-State Circuits Letters, 2022, 5(6): 170-173.
[7] Zheng J, Nie X, Zhi Z, et al. A 28-nm 10.4-fJ/b Cryogenic embedded DRAM with 3T1C Gain Cell and MBIST at 4-Kelvin[C]//2024 21st International SoC Design Conference (ISOCC). IEEE, 2024.
[8] Shu Y, Zhang H, Sun H, et al. CSDB-eDRAM: A 16Kb energy-efficient 4T CSDB Gain Cell eDRAM with over 16.6s retention time and 49.23 uW/Kb at 4.2 K for cryogenic computing[C]//2023 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2023.
[9] Yigit A, Casarrubias E N, Giterman R, et al. A 128-kbit GC-eDRAM with negative boosted bootstrap driver for 11.3× lower-refresh frequency at a 2.5% area overhead in 28-nm FD-SOI[J]. IEEE Solid-State Circuits Letters, 2023, 6(1): 13-16.
[10] Kabra M, H C P, Deshpande K, et al. eDRAM-OESP: A novel performance efficient in-embedded-DRAM-compute design for on-edge signal processing application[C]//2023 24th International Symposium on Quality Electronic Design (ISQED). IEEE, 2023.
[11] Soo S R, Hamzah A, Alias N E, et al. Design of low power gain-cell eDRAM for 4Kb memory array in 130nm CMOS[C]//2021 International Conference on Electrical Engineering and Informatics (ICEEI). IEEE, 2021.
[12] Hamzah A, Alias N E, Kamisian I, et al. A 2 Kbit Memory Array of Mixed-VT GC-eDRAM Implemented in 130nm Standard CMOS Technology[C]//2021 IEEE Regional Symposium on Microelectronics (RSM). IEEE, 2021.
[13] Xu Y T, Zheng X B, Wang S H. Channel Modeling for 2T0C Gain-Cell eDRAM[C]//2024 9th International Conference on Electronic Technology and Information Science (ICETIS). IEEE, 2024.
Downloads
Published
Issue
Section
License
Copyright (c) 2026 Academic Journal of Science and Technology
This work is licensed under a Creative Commons Attribution 4.0 International License.
How to Cite
