Designing a Low-Power Single Stage Neural Amplifier for Efficient Wireless Neural Recording Systems
DOI:
https://doi.org/10.54097/7jacdm14Keywords:
neural recording systems, operational transconductance amplifier, bipolar pseudo-resistorAbstract
In the realm of upcoming neural recording systems, the demand for simultaneous monitoring of a substantial range of 100 to 1000 neurons within fully implanted devices has intensified. Accommodating such requirements calls for integrated electronics that exhibit low power consumption, minimal noise, reduced data rate, and compact size to facilitate their widespread implantation. Central to these characteristics is the amplification circuit of the neural recording system, as it plays a pivotal role in determining power consumption, bandwidth, noise output, and overall system size. This article proposes a novel design of a single-stage neural amplifier, incorporating an operational transconductance amplifier as the primary functional unit, alongside a peripheral circuit comprising MOS bipolar pseudo-resistors and capacitors to ensure stable feedback. Moreover, to enhance signal quality and attenuate noise, a more intricate circuit, building upon the previous system, is introduced. The core section of this system demonstrates impressive performance metrics, achieving a power consumption of less than 9μW, an amplification rate exceeding 80 dB, and a cutoff frequency of 3kHz. The architecture's performance can be further augmented by the more complex circuitry if necessitated by specific application demands.
Downloads
References
Harrison, Reid R. A versatile integrated circuit for the acquisition of biopotentials. 2007 IEEE Custom Integrated Circuits Conference, 2007.
Harrison, Reid R., and Cameron Charles. A low-power low-noise CMOS amplifier for neural recording applications. IEEE Journal of solid-state circuits, 2003, 38(6): 958-965.
Delbrück, Tobi, and Carver A. Mead. Analog VLSI adaptive logarithmic wide-dynamic-range photoreceptor. Proc. IEEE Int. Symp. Circuits and Systems. Vol. 4. 1994.
Guglielmi, Emanuele, et al. High-value tunable pseudo-resistors design. IEEE Journal of Solid-State Circuits, 2020, 55 (8): 2094-2105.
R. H. Olsson, M. N. Gulari, and K. D. Wise. Silicon neural recording arrays with on-chip electronics for in-vivo data acquisition. 2nd Annual International IEEE-EMBS Special Topic Conference on Microtechnologies in Medicine and Biology, 2002.
Behzad Razavi, Design of Analog CMOS Integrated Circuits. MA: McGraw-Hill, 2001.
Steyaert, Michel, Z. Y. Chang, and Willy Sansen. Low-noise monolithic amplifier design: Bipolar versus CMOS. Analog Integrated Circuits and Signal Processing, 1991.
Vittoz, Eric A. MOS transistors operated in the lateral bipolar mode and their application in CMOS technology. IEEE Journal of Solid-State Circuits, 1983, 18(3): 273-279.
Reid R. Harrison, Paul T. Watkins, Ryan J. Kier, Robert O. Lovejoy, Daniel J. Black, Bradley Greger, Florian Solzbacher. A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System. IEEE Journal of Solid-State Circuits,2007,42(1): 123-133.
Sarpeshkar, Rahul, Richard F. Lyon, and Carver Mead. A low-power wide-linear-range transconductance amplifier." Analog Integrated Circuits and Signal Processing, 1997, 13: 123-151.
Downloads
Published
Issue
Section
License

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.







