A Study on The Application of PSR In Circuit Design

Authors

  • Heyuan Ma
  • Boyu Li

DOI:

https://doi.org/10.54097/p8wvtz67

Keywords:

Power supply rejection, power supply rejection ratio, differential amplifier, common-source amplifier, source follower.

Abstract

The power supply rejection ratio (PSR) is an indicator that reflects the sensitivity of a circuit to power supply noise and directly affects the stability and performance performance of the circuit. The aim of this study is to go through the concept of PSR, and the derivation methodology, and to propose a design methodology to enhance PSRR, focusing on the application in the design of stand-alone amplifiers and other circuits. The study uses mathematical derivation and circuit simulation to analyze the effects of different design options on PSRR. Through experimental and theoretical analyses, this paper proposes a series of effective methods to enhance PSRR in stand-alone amplifiers and other circuit designs, including optimizing the power supply line, introducing filters, and adopting suitable power supply decoupling capacitors. The results show that through reasonable circuit design and optimization, the PSRR of the circuits can be significantly enhanced and their resistance to power supply noise can be strengthened, thus improving the stability and performance of the circuits.

Downloads

Download data is not yet available.

References

Mechanics Tian, Design of LDO and BandGap loop self-starting circuit with high PSR. Lanzhou University,2024..

Dinesh A. High-PSR LDOs: Variations, Improvements, and Best Compromise. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022: 924-928.

Yu Q. Power Integrity Design in Detail. Dr. Yu Signal Integrity Research Network. 2009,04: 5-6

Qianneng Zhou, Wenge Li, Zhiqiang Peng, et al. A bandgap reference voltage source with high PSRR and high-order temperature compensation. Microelectronics, 2020, 50(6): 777-783.

Sinencio E S. An all-MOSFET sub-1-V voltage reference with a 51-dB PSR up to 60 MHz . IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25 (3): 919-928.

Y. Wang, L. N. He, J. CMOS low dropout linear regulator. Science Press,2012.

Lu Y ,Li C ,Zhu Y , et al.A 312 ps response-time LDO with enhanced super source follower in 28 nm CMOS.Electronics Letters,2016,52(16):1368-1370.

Xu, M.H. J.R. Wang, W. Zhang, A bandgap reference source with low noise and high power supply rejection ratio, 2023.

Downloads

Published

26-06-2024