Principal and performance analysis of three typical comparators
DOI:
https://doi.org/10.54097/hset.v27i.3721Keywords:
Comparator topology, self-calibrating technique, comparator with regeneration operating midwayAbstract
This paper discussed 3 innovative comparator topologies proposed in last several years. Depends on the target applications, each of the 3 designs achieved significant performance gains. Compared with conventional design, the comparator with self-calibrating technique has low offset voltage, small die area, low noise, and low power consumption. The comparator with regeneration operating midway realizes dramatically low operation delay with acceptable power consumption. The comparator with latch structure on amplifier stage implements circuit with high speed under low supplied voltage.
Downloads
References
Masaya Miyahara, Yusuke Asada, Daehwa Paik and Akira Matsuzawa 2008 A low-noise self-calibrating dynamic comparator for high-speed ADCs IEEE Asian Solid-State Circuits Conference. pp 269-272
Abbas M, Furukawa Y, Komatsu S, Takahiro Y J and Asada K 2010 Clocked comparator for high-speed applications in 65nm technology IEEE Asian Solid-State Circuits Conference. pp 1-4
Babayan-Mashhadi S and Lotfi R Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator IEEE Transactions on Very Large Scale Integration (VLSI) Systems. vol 22 no. 2 pp. 343-352
Plas, Geert van der et al. 2006 A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process IEEE International Solid State Circuits Conference - Digest of Technical Papers.
Schinkel D, Mensink E, Klumperink E, van Tuijl E and Nauta B 2007 A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time IEEE International Solid-State Circuits Conference. Digest of Technical Papers. pp 314-605
Uyttenhove K and Steyaert J S M 2003 A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS IEEE Journal of Solid-State Circuits. vol 38, no. 7, pp 1115-1122
Goll B and Zimmermann H 2009 A Comparator With Reduced Delay Time in 65-nm CMOS for Supply Voltages Down to 0.65 V IEEE Transactions on Circuits and Systems II: Express Briefs. vol 56, no. 11, pp 810-814
Ay and S.U. 2011 A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS Analog Integr Circ Sig Process 66. pp 213–221
Mesgarani, Ali et al. 2010 Supply boosting technique for designing very low-voltage mixed-signal circuits in standard CMOS 53rd IEEE International Midwest Symposium on Circuits and Systems. pp 893-896
Maymandi-Nejad, Mohammad & Sachdev, Mishal 2003 1-bit quantiser with rail to rail input range for sub-1 V ΔΣ modulators Electronics Letters. vol 39 pp 894 - 895
Downloads
Published
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
