Research on Parallel Testing Technology of MCU Chips Based on ATE

Authors

  • Bowen Wang
  • Xuemei Guan

DOI:

https://doi.org/10.54097/qjvs2f90

Keywords:

MCU, ATE, Parallel Testing Technology, Test Efficiency

Abstract

Micro - control units (MCUs) are extensively applied across various domains such as automotive electronics, smart homes, and communication equipment. Their testing technology stands as a pivotal element in guaranteeing product quality. Conventional MCU chip testing predominantly utilizes a serial testing mode, which is plagued by issues like lengthy testing duration and low efficiency, rendering it incapable of satisfying the rapid testing demands of large - scale production lines. This paper delves into the parallel testing technology of MCU chips based on Automatic Test Equipment (ATE). By refining the testing scheme, it enhances test parallelism to ensure testing efficiency and diminish testing costs. This study also scrutinizes the fundamental testing requirements of MCU chips and elaborates on the implementation methodology of parallel testing technology based on ATE. It posits that parallel testing technology can substantially curtail testing time, amplify testing throughput, ensure the accuracy and reliability of testing outcomes, and offers a novel solution for large - scale MCU chip testing.

Downloads

Download data is not yet available.

References

[1] Optimizing integrated circuit testing: a comprehensive approach to testability and efficiency[J].International Journal of Advanced Technology and Engineering Exploration (IJATEE), 2025,12(123).

[2] STMircoelectronics; Patent Issued for Testing Method for Semiconductor Integrated Electronic Devices and Corresponding Test Architecture[J].Electronics Newsweekly, 2014.

[3] Zhou L ,Yang D ,Chen L , et al.A Review of Test Stimulus Compression Methods for Ultra-Large-Scale Integrated Circuits[J].Applied Sciences,2024,14(23):10769-10769.

[4] Ali L,Sidek R, Aris I, et al. Design of a Testchip for Low Cost IC Testing[J].Intelligent Automation & Soft Computing, 2009, 15 (1):63-72.

[5] A. I S ,Mohammad S ,K. I J .Test Time Reduction of 3D Stacked ICs using Ternary Coded Simultaneous Bi-directional Signaling in Parallel Test Ports[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 1-1.

Downloads

Published

26-06-2025

Issue

Section

Articles

How to Cite

Wang, B., & Guan, X. (2025). Research on Parallel Testing Technology of MCU Chips Based on ATE. Frontiers in Computing and Intelligent Systems, 12(3), 83-87. https://doi.org/10.54097/qjvs2f90