Advancements and Integration of CMOS Phase Detectors in Modern Communication Systems and Imaging Technologies

Jinchen Yao

doi:10.54097/p7b9yr71

Authors

Jinchen Yao

DOI:

https://doi.org/10.54097/p7b9yr71

Keywords:

CMOS phase detectors, Communication systems, Phase-Locked Loops, Integrated circuits

Abstract

CMOS phase detectors play a crucial role in generating high-precision clocks, synchronizing data communication, and enabling autofocus systems in imaging. These devices can measure and adjust the phase of signals with remarkable accuracy, thereby ensuring signal stability and optimizing system performance. With the increasing complexity of communication systems, designers have focused on developing phase detectors capable of handling various communication standards and modes. This article will first explore the recent advancements in CMOS phase detector designs. It will then investigate the innovative approaches to integrating CMOS phase detectors with other components. Lastly, it will showcase the novel applications of CMOS phase detectors in Phase-Locked Loops (PLLs). The research presented in this article is expected to contribute significantly to the study and application of CMOS phase detectors in the fields of communication systems and integrated circuits, providing valuable insights for future developments.

Downloads

Download data is not yet available.

References

Chen S, Peng YJ, Wang Xia, et al. A High DB-linear Wide Dynamic range CMOS variable gain amplifier [J]. Microelectronics, 2011, 41(6): 790-793.

Kumar T B, Kar S K, Boolchandani D. A wide linear range CMOS OTA and its application in continuous-time filters[J]. Analog Integrated Circuits and Signal Processing, 2020, 103(2): 283-290.

Divya M, Sundaram K. A novel blind zone free, low power phase frequency detector for fast locking of charge pump phase locked loops[C]//International Conference on Microelectronic Devices, Circuits and Systems. Cham: Springer Nature Switzerland, 2022: 117-128.

Zhuang Jinqing, ** Kai Hang, Luo Xueqin. Design of low frequency charge pump PLL [J]. Modern Electronics Technique, 2014, 37(16).

Gielen G G E, Hernandez L, Rombouts P. Time-encoding analog-to-digital converters: Bridging the analog gap to advanced digital cmos-part 1: Basic principles[J]. IEEE Solid-State Circuits Magazine, 2020, 12(2): 47-55.

Kim S, Seok M. Variation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique[J]. IEEE Journal of Solid-State Circuits, 2015, 50(6): 1478-1490.

Martins R P. Analog and Mixed-Signal CMOS Circuits: The emergence and leadership of a Lab, a reference Book and the future at the core of the A/D Interface in the IoE[C]//ESSCIRC 2023-IEEE 49th European Solid State Circuits Conference (ESSCIRC). IEEE, 2023: 465-468.

Monda D, Ciarpi G, Saponara S. Design and Verification of a 6.25 GHz LC-Tank VCO integrated in 65 nm CMOS Technology Operating up to 1 Grad TID[J]. IEEE Transactions on Nuclear Science, 2021, 68(10): 2524-2532.

Hietanen M, Aikio J, Akbar R, et al. A 28 GHz static CML frequency divider with back-gate tuning on 22-nm CMOS FD-SOI technology[C]//2019 IEEE 19th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF). IEEE, 2019: 1-3.

Ge Z, Chen L, Gomez-Garcia R, et al. Millimeter-wave wide-band bandpass filter in CMOS technology using a two-layered highpass-type approach with embedded upper stopband[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68(5): 1586-1590.

Akhter N, Amin M T. An area efficient low power phase-frequency detector for pll applications[C]//2020 2nd International Conference on Advanced Information and Communication Technology (ICAICT). IEEE, 2020: 488-491.

Tavakoli J, Lavasani H M, Sheikhaei S. An Ultra Low Power Integer-N PLL with a High-Gain Sampling Phase Detector for IOT Applications in 65 nm CMOS[J]. Journal of Low Power Electronics and Applications, 2023, 13(4): 65.