Comparative Study of High Speed ADCs
DOI:
https://doi.org/10.54097/hset.v27i.3731Keywords:
analog-to-digital converter (ADC), ultra wideband communication systemAbstract
With the development of information technology, analog-to-digital converter (ADC) is widely used. In products such as radar, ultra wideband communication system, high-performance digital oscilloscope and so on, the speed performance of analog-to-digital converter is usually the bottleneck of the whole system performance, so the research of high-speed ADC has attracted much attention. ADC is an interface circuit that converts analog signals into digital signals that can be processed by DSP. This paper will start with the basic knowledge of ADC, explain the general working process of ADC, introduce several architectures and working principles suitable for high-speed ADC, and compare and analyze their advantages and disadvantages.
Downloads
References
C. Liu, S. Chang, G. Huang, et al. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure. IEEE Journal of Solid-State Circuits, 2010, 45(4):731-740
J. Kuppambatti, P. R. Kinget. Current Reference Pre-Charging Techniques for Low-Power Zero-Crossing Pipeline-SAR ADCs. IEEE Journal of Solid-State Circuits, 2014, 49(3): 683-694
J. Gao, G. Li, L. Huang, et al. An Amplifier-Free Pipeline-SAR ADC Architecture With Enhanced Speed and Energy Efficiency. IEEE Transactions on Circuits and Systems II: Express Briefs, 2015, 63(4): 341-345
Y. Akazawa, A. Iwata. A 400-MSPS 8b Flash AD Conversion LSI. IEEE InternationalSolid-State Circuits Conference, San Francisco, 1987, 98-100
K. Yoshioka, R. Saito, T. Danjo, et al. Dynamic Architecture and Frequency Scaling in 0.8-1.2GS/s 7 b Subranging ADC. IEEE Journal of Solid-State Circuits, 2015, 50(4): 932-945
S. H. Lewis, P. R. Gray. A pipelined 5-Msample/s 9-bit analog-to-digital converter. IEEE Journal of Solid-State Circuits, 1987, 22(6): 954-961
K. K. Rim, B. Murmann. A 12-b 30-MS/s 2.95-mW Pipelined ADC Using Single-Stage Class- AB Amplifiers and Deterministic Background Calibration. IEEE Journal of Solid-State Circuits, 2012, 47(9): 2141-2151
S. K. Gupta, M. Choi, M. Inerfield, et al. A 1GS/s 11b Time-Interleaved ADC in 0. l3um CMOS. IEEE International Solid-State Circuits Conference, San Francisco, 2006, 2360-2369
C. C. Hsu, F. C. Huang, C. Y. Shih. An 11b 800MS-s Time-Interleaved ADC with Digital Background Calibration. IEEE International Solid-State Circuits Conference, San Francisco, 2007, 464-615
Guanglin Wu. Research and implementation of multi-channel time cross ADC calibration technology. Nanjing: Southeast University, 2006,14-17
Wenwei He. Research and design of key technologies of ultra high speed folding interpolation ADC. Nanjing: Southeast University, 2017, 110-113
Jincan Zhang Research on design method of GaAs HBT ultra high speed folding interpolation ADC chip Xi'an: Xi'an University of Electronic Science and technology, 2014,88-93
Downloads
Published
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
How to Cite
