Performance analysis of high-speed, low-power comparators
DOI:
https://doi.org/10.54097/hset.v27i.3770Keywords:
two-stage comparator, dynamic-bias comparator, FIA comparator.Abstract
This article mainly presents a summary of development of dynamic comparators and the optimization to conventional comparator in recent years. By comparing the design of two different comparators, the design method of less power consumption, high speed or small delay, and low input referred noise can be concluded. The Dynamic comparator is designed to have small delay and less power consumption compared with two-stage comparator. The dynamic-bias comparator spends less power for operation the circuit compared with double-tail comparator. The FIA comparator operates under the controlling of logic NOR gate.
Downloads
References
Tang X. 2020 An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier IEEE J. Solid-State Circuits. 55 1011-22.
Bindra H. S., Lokin C. E., Schinkel D., Annema A.-J. and Nauta B. 2018 A 1.2-V dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise IEEE J. Solid-State Circuits 53 1902–12.
Wang Y., Yao M., Guo B., Wu Z., Fan W. and Liou J. J. 2019 A Low-Power High-Speed Dynamic Comparator With a Transconductance-Enhanced Latching Stage IEEE Access 7 93396-93403.
Van Elzakker M., Van Tuijl E., Geraedts P., Schinkel D., Klumperink E. A. M., and Nauta B. 2010 A 10-bit charge-redistribution ADC consuming 1.9 μW at 1 MS/s IEEE J. Solid-State Circuits 45 1007–15.
Liu M., Pelzers K., Van Dommele R., Van Roermund A. and Harpe P. 2016 A 106 nW 10 b 80 kS/s SAR ADC with duty-cycled reference generation in 65 nm CMOS IEEE J. Solid-State Circuits 51 2435–45.
Akter M. S., Makinwa K. and Bult K. 2017 A capacitively-degenerated 100dB linear 20-150MS/s dynamic amplifier Proc. Symp. VLSI Circuits, Kyoto, Japan pp C136–C137.
Ginsburg B. P. and Chandrakasan A. P. 2005 An energy-efficient charge recycling approach for a SAR converter with capacitive DAC Proc. IEEE Int. Symp. Circuits Syst 1 184–7.
Tang X., Chen L., Song J. and Sun N. 2017 A 1.5 fJ/conv-step 10b 100 kS/s SAR ADC with gain-boosted dynamic comparator Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC) pp 229–32.
Sepke T., Holloway P., Sodini C. G. and Lee H.-S. 2009 Noise analysis for comparator-based circuits IEEE Trans. Circuits Syst. I, Reg. Papers 56 541–53.
Huang K., Luo D., Wang Z., Zheng X., Li F., Zhang C. and Wang Z. 2015 A 190 mW 40 Gbps SerDes transmitter and receiver chipset in 65 nm CMOS technology Proc. IEEE Custom Integr. Circuits Conf. (CICC) pp 1–4.
Downloads
Published
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
