Review of Four Improving Designs of Dynamic Latch Comparator
DOI:
https://doi.org/10.54097/hset.v44i.7287Keywords:
Dynamic Latch Comparator, Pre-amplifier stage, Double tail comparator, Differential pair amplifier, Dynamic comparator.Abstract
In this paper, four disparate designs of dynamic latch comparators are discussed consecutively. By improving the design of the pre-amplifier stage, the double tail comparator provides a good power-speed trade-off. Further, Differential pair amplifiers are implemented in the second design, which has better comparison speed and energy dissipation. Next, a bulk-driven structure is employed on the comparator design to improve the comparison speed. Finally, a dynamic comparator utilizes a floating reservoir capacitor and a positive feedback bulk structure is introduced to achieve higher energy efficiency. The overall performance of these comparators is evaluated in this paper.
Downloads
References
Amirkhan Dehkordi, Mehrdad, and Mehdi Dolatshahi. “An Energy-Efficient, 6 GS/s Dynamic Comparator in 90 Nm CMOS Technology.” Analog integrated circuits and signal processing 101.2 (2019): 319–330. Web.
Folla, J´erˆome K, et al. “A Low-offset Low-power and High-speed Dynamic Latch Comparator with a Preamplifier-enhanced Stage.” IET circuits, devices systems 15.1 (2021): 65–77. Web.
Huang, Zhengbo, and Hong Zhang. “Low-Voltage Bulk-Driven High-Speed Comparator for ADCs.” Electronics letters 55.13 (2019): 735–737. Web.
Canal, Bruno et al. “Low-Voltage Dynamic Comparator Using Positive Feedback Bulk Effect on a Floating Inverter Amplifier.” Analog integrated circuits and signal processing 108.3 (2021): 511–524. Web.
Wang, Yao et al. “A Low-Power High-Speed Dynamic Comparator With a Transconductance-Enhanced Latching Stage.” IEEE access 7 (2019): 93396–93403. Web.
Gao, Junfeng, Guangjun Li, and Qiang Li. “High-Speed Low-Power Common-Mode Insensitive Dynamic Comparator.” Electronics letters 51.2 (2015): 134–136. Web.
Xin, Xin et al. “Ultra-Low Power Comparator with Dynamic Offset Cancellation for SAR ADC.” Electronics letters 53.24 (2017): 1572–1574. Web.
Khorami, A, and M Sharifkhani. “Low-Power Technique for Dynamic Comparators.” Electronics letters 52.7 (2016): 509–511. Web.
Hwang, Young-Ha, and Deog-Kyoon Jeong. “Ultra-Low-Voltage Low-Power Dynamic Comparator with Forward Body Bias Scheme for SAR ADC.” Electronics letters 54.24 (2018): 1370–1372. Web.
Zhou, Ting et al. “A 0.25–1.0 V Fully Synthesizable Three-Stage Dynamic Voltage Comparator Based XORXNORNANDNOR Logic.” Analog integrated circuits and signal processing 108.1 (2021): 221–228. Web.
Wicht, B, T Nirschl, and D Schmitt-Landsiedel. “Yield and Speed Optimization of a Latch-Type Voltage Sense Amplifier.” IEEE journal of solid-state circuits 39.7 (2004): 1148–1158. Web.
Downloads
Published
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
