Analysis of Energy Consumption Optimization for Shared Cache Conflicts
DOI:
https://doi.org/10.54097/fcis.v6i2.13Keywords:
Shared Cache, Partitioning, Multi-coreAbstract
Multi-core shared cache conflict constraint technology for low energy consumption and low latency can be widely applied in various industries such as intelligent automobiles, aviation, aerospace, medical, industrial control, etc., and has important application backgrounds. This paper analyzes the energy consumption optimization method for multi-core shared cache conflict constraints, providing important reference for energy consumption optimization research under shared resource conflicts and promoting the development of multi-core industries.
Downloads
References
Jongsok Choi, Stephen D. Brown, Jason H. Anderson. From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs[J]. IEEE Transactions on Very Large Scale Integration Systems, 2017, PP(99):1-14.
Luís Fernando Arcaro, Karila Palma Silva, Rômulo Silva De Oliveira. On the Reliability and Tightness of GP and Exponential Models for Probabilistic WCET Estimation[J]. ACM Transactions on Design Automation of Electronic Systems, 2018, 23(3):1-27.
Noemí Pérez-Macías, José- Luis Fernández-Fernández, Antonio Rúa Vieites. The impact of network ties, shared languages and shared visions on entrepreneurial intentions of online university students[J]. Studies in Higher Education, 2019(26): 1-15.
M. K. Qureshi and Y. N. Patt. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. In MICRO, 2006, pages 1-10.
Poorvi Jain, Bishnu Prasad Das. On-Chip Threshold Voltage Variability Estimation Using Reconfigurable Ring Oscillator [J]. IEEE Transactions on Semiconductor Manufacturing, 2019, 32(2):226-235.
R. Reddy and P. Petrov. Cache Partitioning for Energy-Efficient and Interference-free Embedded Multitasking. ACM Transactions on Embedded Computing System, 2010, 9(3),16:1-16:35.
Chuanjun Zhang, Frank Vahid and Walid Najjar. A Highly Configurable Cache Architecture for Embedded Systems. In IEEE ISCA2003,2003, pages:1-9.
Jagadish B. Kotra, Haibo Zhang, Alaa R. Alameldeen. CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System[C]// 2018 51st Annual IEEE/ ACM International Symposium on Microarchitecture (MICRO). ACM, 2018.
Francesco Cavenago, Lorenzo Voli, Mauro Massari. Adaptive Hybrid System Framework for Unified Impedance and Admittance Control[J]. Journal of intelligent & robotic systems: Theory & applications, 2018, 91: 569-581.
Jun Wu, Fenglei Ni, Yuanfei Zhang. Smooth transition adaptive hybrid impedance control for connector assembly[J]. Industrial Robot, 2018, 45(2): 287-299.
Liu L, Li Z, Chen Y, et al. HReA: An Energy-Efficient Embedded Dynamically Reconfigurable Fabric for 13-Dwarfs Processing[J]. 2017, PP(99):1-1.
Yang J, Hui G, Lei C, et al. The JTAG Circuit Design of Accomplishing Dynamic Reconfiguration[J]. 2018, 131:454-461.
Weixun Wang, Prabhat Mishra and Sanjay Ranka. Dynamic Cache Reconfiguration and Partitioning for Energy Optimization in Real-Time Multi-Core Systems. In ACM DAC2011, 2011,948-953.
Downloads
Published
Issue
Section
License
Copyright (c) 2023 Frontiers in Computing and Intelligent Systems
This work is licensed under a Creative Commons Attribution 4.0 International License.
