Analysis of the Principle and Configuration of AI Chip and the State-of-art Applications
DOI:
https://doi.org/10.54097/kxs0gn23Keywords:
AI chips, fabrication, artificial intelligence.Abstract
AI chips are specialized hardware components designed to accelerate AI operations, making them crucial for various industries. This study provides a comprehensive overview of artificial intelligence (AI) chips, their structure, principles, fabrication process, applications, limitations, and future outlooks. The article discusses the components commonly found in AI chip structures, including processing units, memory hierarchy, interconnects, and specialized hardware units. It delves into the principles guiding AI chip design, such as specialization, parallelism, low precision arithmetic, and hardware-software co-design. The fabrication process of AI chips involves intricate steps, including design, mask generation, deposition, lithography, and testing. Applications of AI chips span data centers, edge computing, autonomous vehicles, healthcare, NLP, and more. Despite their advancements, AI chips have limitations, such as energy efficiency and specificity, but the future holds promise with improvements in energy efficiency, specialized acceleration, hybrid architectures, and quantum AI chips. Overall, AI chips have transformed the AI landscape, setting the stage for continued innovation and impact in various sectors.
Downloads
References
Wang Y, Zhang L, Zhang W. The Development and Application of Artificial Intelligence Chips. 2022 IEEE International Conference on Advances in Electrical Engineering and Computer Applications (AEECA), Dalian, China, 2022: 689-696.
Cui B, Wu X, Li Y, Li J, Gu Z, Huang Y. Artificial Intelligence chip and its Technical Analysis. 2021 International Conference on Information Science, Parallel and Distributed Systems (ISPDS), Hangzhou, China, 2021: 222-225.
James A P. The Why, What, and How of Artificial General Intelligence Chip Development. IEEE Transactions on Cognitive and Developmental Systems, 2022, 14 (2): 333-347.
Croix J F, Khatri S P. Introduction to GPU programming for EDA. 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers, San Jose, CA, USA, 2009: 276-280.
Zou Z. FPGA-based LED Display Technology. 2019 IEEE 4th Advanced Information Technology, Electronic and Automation Control Conference (IAEAC), Chengdu, China, 2019: 2460-2463.
Gao R, Song M. Performance Comparative Analysis of Artificial Intelligence Chip Technology. 2021 2nd International Conference on Computer Engineering and Intelligent Control (ICCEIC), Chongqing, China, 2021: 149-153.
James A P. Towards Strong AI with Analog Neural Chips. 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain, 2020: 1-5.
Mai Y, Wang M, Zhang C, Zhong B, Yu Z. A 1.97 TFLOPS/W Configurable SRAM-Based Floating-Point Computation-in-Memory Macro for Energy-Efficient AI Chips. 2023 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA, USA, 2023: 1-5.
Zhang X, Meng Y, Xie X, et al. Research of YOLOv5s Model Acceleration Strategy in AI Chip. 2023 8th International Conference on Computer and Communication Systems (ICCCS). IEEE, 2023: 791-794.
Hagiwara K. A two-stage-pipeline CPU of SH-2 architecture implemented on FPGA and SoC for IoT, edge AI and robotic applications. 2018 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS), Yokohama, Japan, 2018: 1-3.
Downloads
Published
Issue
Section
License
Copyright (c) 2024 Highlights in Science, Engineering and Technology

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.







