The Mechanism of The Arithmetic Logic Unit
DOI:
https://doi.org/10.54097/qzqpap16Keywords:
Binary; Logic Gate; Instruction Set; ALU.Abstract
The Arithmetic Logic Unit is widely used in electrical components nowadays such as the CPU in computers. The traditional research is based on the theory of a combination of multiple logic units, the results are not performed intuitional. This paper provides an introduction to the Arithmetic Logic Unit and its mechanisms, which consist of multiple logic gates to perform binary operations and send commands to the computer. The article discusses binary operations using logic gates, starting from the simplest one-bit half-adder to the more complex four-bit ALU, encompassing functions like addition, subtraction, division, and multiplication. The simulation module is used to justify the mechanism of the ALU. This research provides a new method in the process of developing the ALU, may largely increases the productivity. The approach may be used in the research and development of computer performance, providing visual, instant feedback and reducing the cost.
Downloads
References
Burks A W, Goldstine H H and von Neumann. Preliminary discussion of the logical design of an electronic computing instrument, Institute for Advanced Study, Princeton, NJ, USA, 1946: 399-413.
Von Neumann J. First Draft of a Report on the EDVAC. IEEE Annals of the History of Computing, 1993, 15(4): 27-75.
T. Rhyne and N.R. Strader. A signed bit-sequential multiplier. IEEE Transaction on Computers, 1989, 38(9): 1328-1330.
Bennett C. IBM J. Res. Develop, 1973, 17(6): 525-532.
Jamil T. The complex binary number system. IEEE potentials, 2002, 20(5): 39-41.
Bocker R P, Clayton S R, Bromley K. Electrooptical matrix multiplication using the twos complement arithmetic for improved accuracy. Applied Optics, 1983, 22(13): 2019-2021.
Cuccaro S A, Draper T G, Kutin S A, et al. A new quantum ripple-carry addition circuit. arXiv preprint quant-ph/0410184, 2004.
Thomsen M K, Axelsen H B. Parallelization of reversible ripple-carry adders. Parallel Processing Letters, 2009, 19(02): 205-222.
Vieri C J. Reversible computer engineering and architecture. Massachusetts Institute of Technology, 1999, pp. 96-100.
Booth A D. A signed binary multiplication technique. The Quarterly Journal of Mechanics and Applied Mathematics, 1951, 4(2): 236-240.
Tocher K D. Techniques of multiplication and division for automatic binary computers. The Quarterly Journal of Mechanics and Applied Mathematics, 1958, 11(3): 364-384.
Freiman C V. Statistical analysis of certain binary division algorithms. Proceedings of the IRE, 1961, 49(1): 91-103.
Downloads
Published
Issue
Section
License
Copyright (c) 2024 Highlights in Science, Engineering and Technology

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.







