Advancements In Low-Power Technologies: Clock-Gated Circuits and Beyond
DOI:
https://doi.org/10.54097/qed5f182Keywords:
Integrated circuit, Low-power, technology, Clock tree, Trigger.Abstract
With the continuous advancement of the integrated circuit industry, there has been a steady rise in the level of integration and circuit scale. This inevitably leads to an escalation in power consumption by electronic devices, underscoring the growing significance of low-power technology. This comprehensive review initiates by elucidating the fundamental concept of low power, followed by an exploration of optimization measures utilizing clock-gated circuits as a prime example. Subsequently, it outlines the current challenges and prospects associated with low-power technologies. The core focus of this review revolves around the utilization of clock tree structures and triggers, which constitute the primary contributors to dynamic power consumption. These methodologies are presently the most prevalent and efficacious means to curtail power consumption through clock gating. The methodologies expounded in this review adeptly fulfill the objective of power reduction, ensuring that both present and future integrated circuits remain highly efficient. Thus, underscoring the critical role of low-power design in the realm of integrated circuit design.
Downloads
References
Shi Meng. Research on Low Power Design of MCU Based on 40nm Process. PhD diss., Xidian University, 2021.
Saini N K, Kashyap K K. Low power dual edge triggered flip-flop. 2014 International Conference on Signal Propagation and Computer Technology (ICSPCT 2014). IEEE, 2014: 125-128.
Li, Lei. Back-end Design of Deep Submicron High Performance Digital ASIC Chip. PhD diss., University of Electronic Science and Technology of China, 2007.
Anis M, Mahmoud M, Elmasry M, et al. Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique. Design Automation Conference, 2002. Proceedings. IEEE, 2002:480-485.
Wang Yiyuan. Design and Physical Implementation of Low Power Independent Processor Based on CPF. PhD diss., University of Electronic Science and Technology of China, 2010.
Lu Y. Low-power Design of Digital Integrated Circuit Based on UPF Standard. 6th International Conference on Information Engineering for Mechanics and Materials. Atlantis Press, 2016: 108-112.
Ni, Peng. IR Drop Analysis and Optimization of 28nm Low Power Mobile Baseband Chip. PhD diss., Xidian University, 2016
Tiwari V, Singh D, Rajgopal S, et al. Reducing power in high-performance microprocessors. Proceedings of the 35th annual Design Automation conference. 1998: 732-737.
Samanth R, Chaitanya C V S, Nayak G S. Power reduction of a functional unit using rt-level clock-gating and operand isolation. 2019 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (Discover). IEEE, 2019: 1-4.
Rusu S, Tam S, Muljono H, et al. A 65-nm dual-core multithreaded Xeon® processor with 16-MB L3 cache[J]. IEEE Journal of Solid-State Circuits, 2006, 42(1): 17-25.
Srivatsa V G, Chavan A P, Mourya D. Design of low power & high performance multi source H-tree clock distribution network. 2020 IEEE VLSI device circuit and system (VLSI DCS). IEEE, 2020: 468-473.
Srinivasan N, Prakash N S, Shalakha D, et al. Power reduction by clock gating technique. Procedia Technology, 2015, 21: 631-635.
Bhattacharjee P, Majumder A, Das T D. A 90 nm leakage control transistor-based clock gating for low power flip flop applications. 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 2016: 1-4.
Na T, Ko J H, Mukhopadhyay S. Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE, 2017: 1504-1509.
Wimer S, Albahari A. A look-ahead clock gating based on auto-gated flip-flops. IEEE Transactions on Circuits and Systems I: Regular Papers, 2014, 61(5): 1465-1472.
Guiju L I U, Xiu L I. The Enlightenment of International Science Park Experience to Innovation Park Development in China. Journal of Landscape Research, 2022, 14(4).
Downloads
Published
Issue
Section
License
Copyright (c) 2024 Highlights in Science, Engineering and Technology
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
How to Cite
