Revolutionizing Digital Signal Filters: A Breakthrough in Low-Power Multipliers
DOI:
https://doi.org/10.54097/wxrx1q57Keywords:
Digital Signal Processing; Low-Power Multiplier; Energy Efficiency; Digital Signal Filters.Abstract
In the ever-evolving landscape of digital signal processing technology, the ubiquitous presence of digital signal filters has become a cornerstone across a myriad of domains including radar, computing, and communications. Amidst the relentless pursuit of more efficient solutions, a pivotal development emerges - the creation of a low-power multiplier tailored explicitly for digital signal filters. This innovation hinges upon the judicious selection of a carry-lookahead adder as a fundamental building block within the multiplier, ushering in enhancements that ripple through its operation. This transformative leap doesn't halt at the component level; it extends its reach further by delving into meticulous optimizations encompassing logic gate dimensions and set voltage parameters. These refinements, executed with precision, culminate in a substantial reduction in the energy consumption of the multiplier, effectively setting it apart from conventional counterparts. Remarkably, these advances don't merely remain theoretical; they find their footing in practical industry applications, thus birthing a new era in the creation of low-power digital signal filters. The profound implications of this development reverberate far and wide, notably benefiting the realm of low-power digital signal processing and its associated applications.
Downloads
References
Zhao Zixi.Based on Matlab, the signal analysis and digital filter design. Computer Knowledge and Technology, 2021, 17(29): 114-115+119.
Zeng Hui.Application research of digital signal processing technology in electronic information engineering. Electronic Quality, 2022(09): 81-84.
Zhang Xixi, Lu Jicheng, Li Xiayu et al.Optimized structure of a special digital filter. Microelectronics, 2018, 48(04): 429-432.
Zhang Defeng, Comprehensive Introduction to MATLAB Digital Image Processing. Publisher: Electronic Industry Press, Beijing, China, 2010.
Zhang Yawei, Shi Qiangqiang, Yao Fenggang, Configurable Digital Filter Design based on FPGA. Foreign Electronic Measurement Technology, 2019, 38(10): 102-108.
Li Feixiong, Jiang Lin, Design of a Novel Pipeline Booth Multiplier Structure. Electronic Science and Technology, 2013, 26(08): 46-48+67.
Zhang Mingying, Design of a 32-bit Low-power High-speed Multiplier. Microprocessors, 2016, 37(01): 18-21.
Li Yanping, Wang Wenjun, Design of 16-bit Improved Conditional Carry Adder Circuit. Ordnance Industry Automation, 2020, 39(11): 44-47.
Zhou Ranran, Zhou Wencheng, Wang Yong, et al. Design of a Carry-Ahead Adder Based on 55nm Process. Chinese Journal of Integrated Circuits, 2022.
Liu Haifeng, Wang Fang, wang wei, et al. Design of Logic Gates and Two-bit Toffoli Multiplier based on Memristors. Microelectronics and Computer Science, 2018, 35(10): 46-52.
Downloads
Published
Issue
Section
License
Copyright (c) 2024 Highlights in Science, Engineering and Technology

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.







