Unlocking The Potential of Balanced Ternary Chips: A Paradigm Shift in Computing
DOI:
https://doi.org/10.54097/14zhwv63Keywords:
Balanced Ternary; Logic Gate; Half-Adder.Abstract
The current landscape of digital computing predominantly relies on the binary system, limited to representing information using only 0 and 1. Nevertheless, the relentless progression in chip design and manufacturing technology has pushed traditional binary chips to the confines of Moore's Law. To transcend these limitations, alternative computing paradigms are being explored. Among these, balanced ternary chips have emerged as a disruptive concept, offering a fresh perspective. This paper delves into the fundamental principles of ternary computing, elucidates the reasons underpinning its adoption, and discusses chip design considerations. Additionally, it provides insights into the real-world applications of ternary chips, highlighting both research and practical cases. Furthermore, the paper explores the challenges currently faced by balanced ternary computing and outlines potential directions for future development. In conclusion, this research not only broadens our understanding of ternary computing but also underscores its significance in reshaping the landscape of computing technology, potentially overcoming the limitations of binary systems, and ushering in a new era of computational efficiency.
Downloads
References
Faghih E, Taheri M R, Navi K, et al. Efficient realization of quantum balanced ternary reversible multiplier building blocks: A great step towards sustainable computing. Sustainable Computing: Informatics and Systems, 2023, 40: 100908.
Lin S, Kim Y B, Lombardi F. CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE transactions on nanotechnology, 2009, 10(2): 217-225.
Huang M, Wang X, Zhao G, et al. Design and implementation of ternary logic integrated circuits by using novel two-dimensional materials. Applied Sciences, 2019, 9(20): 4212.
Beckett P, Memon T. Reconfigurable blocks based on balanced ternary. Journal of Signal Processing Systems, 2012, 67: 3-13.
Kim S, Lee S Y, Park S, et al. A logic synthesis methodology for low-power ternary logic circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67(9): 3138-3151.
Gasarch W, Hayes N, Kaplitz E, et al. Alternative Paradigms of Computation. arXiv preprint arXiv:2111.08916, 2021.
Alvarez J R, Vladimirova J. Software for a Small Computer" Setun". 2014 Third International Conference on Computer Technology in Russia and in the Former Soviet Union. IEEE, 2014: 110-113.
Qiu H, Herder M, Hecht S, et al. Ternary‐Responsive Field‐Effect Transistors and Multilevel Memories Based on Asymmetrically Functionalized Janus Few‐Layer WSe2. Advanced Functional Materials, 2021, 31(36): 2102721.
Eaton M. Design and construction of a balanced ternary ALU with potential future cybernetic intelligent systems applications. 2012 IEEE 11th International Conference on Cybernetic Intelligent Systems (CIS). IEEE, 2012: 30-35.
Zhong L, Gao L, Bin H, et al. High efficiency ternary nonfullerene polymer solar cells with two polymer donors and an organic semiconductor acceptor. Advanced Energy Materials, 2017, 7(14): 1602215.
Downloads
Published
Issue
Section
License
Copyright (c) 2024 Highlights in Science, Engineering and Technology

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.







