Enhancing High-Speed Data Transfer in Fpga-Based Systems: An Innovative Usb 3.0 Communication Interface Design

Cailin Liao; Yuhao Liu; Yanzhe Zhu

doi:10.54097/a0b99661

Authors

Cailin Liao
Yuhao Liu
Yanzhe Zhu

DOI:

https://doi.org/10.54097/a0b99661

Keywords:

FPGA, USB 3.0, high-speed communication, data transmission.

Abstract

This study introduces an innovative design for a USB 3.0 communication interface, specifically tailored for Field-Programmable Gate Arrays (FPGAs). Given the escalating requirements for rapid data transmission in contemporary computer applications, USB 3.0 provides substantial enhancements over its antecedents. Nonetheless, extant USB communication interfaces inadequately cater to FPGA development, leading to diminished productivity for developers. To reconcile this discrepancy, this paper advocate for an Intellectual Property (IP) core interface that capitalizes on the concurrent data transmission proficiency of FPGAs, in conjunction with the superior speed transfer of USB 3.0. This design employs the CYUSB3014 chip, amalgamating the Physical Layer (PHY), Serial Interface Engine (SIE), and driver software into a singular entity. Herein, the FPGA serves as the nexus of control, streamlining data interchange and interface coordination among diverse modules within the system. The design put forth not only enables expeditious data communication in FPGA-centric systems, thereby surmounting the constraints of conventional USB interfaces, but also promotes accelerated data conveyance and augmented development efficiency. Consequently, this design harbors extensive applicability across spheres of digital system design and communications.

Downloads

Download data is not yet available.

References

Sung G M, Tung L F, Wang H K, et al. USB transceiver with a serial interface engine and FIFO queue for efficient FPGA-to-FPGA communication. IEEE Access, 2020, 8: 69788-69799.

Tian F, Li J, Sun X, et al. Design and Implementation of USB3.0 Data Transmission System based on FPGA. Wuhan Zhicheng Times Cultural Development Co., Ltd. Proceedings of the 3rd International Conference on Computer Engineering, Information Science & Application

Chenxi Zhou, Guoqiang Zeng. Design of high-speed data transmission interface based on USB 3.0. Computer measurement and control, 2020, 28(05): 146-150.

Najmul A B M, Mohammad K, Tashfia A. FPGA Implementation of USB 3.0 (Super Speed Bus) Function IP Protocol using Verilog HDL. Planetary Scientific Research Center Conf. 2013.

Lan Zhang. Design of high-speed video image acquisition and processing system based on FPGA and USB3.0. Hefei University of Technology,2018.

Han Wang. Hardware design of USB3.0 high-speed real-time data acquisition and recording system. University of Electronic Science and Technology of China,2016.

Shaobo Yang, Dongxing Pei, Xiaozhong Yue. Design of USB3.0 data transmission interface in high-speed data acquisition system. Electron device, 2015, 38(04): 912-916.

Ning Z, Sun Y. Design of an FPGA-based USB 3.0 device controller. arXiv preprint arXiv:2301.11505, 2023.

Muxin Wang, Yezhao Lu, Lifan Mneg. Design of ultra-high speed data transmission system based on FPGA and USB 3.0. Modern electronic technology, 2022, 45(16): 71⁃74.

Kaisheng Fu. Research and design of high-speed data acquisition system based on FPGA and USB 3.0. Nanjing: Nanjing University of Aeronautics and Astronautics, 2018.

Guosong Chen. Design and implementation of image information acquisition and processing system based on FPGA and USB 3.0. Changchun: Jilin University, 2019.

Semiconductor C. PSoC® 5LP Development Kit Guide. San Jose, 2013b, 2011, 58.

Choi B Y. Implementation of FPGA Verification System with Slave FIFO Interface and FX3 USB 3 Bridge Chip. Journal of the Korea Institute of Information and Communication Engineering, 2021, 25(2): 259-266.

Yang Cuicui, Zhu Xiangdong, Li Fan. PC based on the start agreement with the FPGA design of communication system. Journal of electronic science and technology, 2014, 27(10): 136-138.

Liu Linxian, Qiao Nannan, Tong Qiang et al. USB3.0 Communication Interface Design based on FPGA [J]. Journal of Test Technology, 2019, 35(03): 261-265.

Wu Chunchun, Hu Huaixiang, Jin Da et al. Design and implementation of USB3.0 Communication Architecture based on FPGA. Computer and Modernization, 2017(10): 121-126.

Kuang Peng, Liu Chong, Wang Yonggang. The common data transmission system based on FPGA and start design. Micro computer and application, 2017, 4 (7): 26-28+34.

Wang Xinmu, Lu Yezhao, Meng Lifan et al. Design of ultra-high speed data transmission system based on FPGA and USB 3.0. The modern electronic technology, 2022, (16): 71-74.