Synergistic Integration of Asynchronous FIFO and FIR Filters: A Novel Framework for Advanced Digital Signal Processing

Authors

  • Chengtian Wang

DOI:

https://doi.org/10.54097/7tqmdr40

Keywords:

FIR Filter; Asynchronous FIFO; DSP algorithm; Signal processing.

Abstract

This study rigorously investigates the synergistic integration of Asynchronous FIFO (First-In, First-Out) with FIR (Finite Impulse Response) filters, proposing an advanced framework for digital signal processing. It commences by elucidating the cardinal significance of Asynchronous FIFO and FIR filters within the modern landscape of digital signal processing. The architecture of the Asynchronous FIFO is given primacy, emphasizing its avant-garde address management facilitated by the incorporation of a "toggle" register in the empty module. Additionally, the manuscript offers a comprehensive analysis of assorted methodologies for embedding FIR filters into the Asynchronous FIFO. The preferred method involves the infusion of DSP algorithms into the FIFO for precise simulation and modeling. A salient feature of this research is the introduction of a novel technique that utilizes a moving average filter algorithm to refine data granularity. In conclusion, the research accentuates the expansive applicability of this amalgamated methodology, with potential usages in realms such as audio refinement, video noise diminution, and biomedical signal processing, underscoring its pivotal role across varied sectors of digital signal processing.

Downloads

Download data is not yet available.

References

Halak B, Chiu H C. Modified Micropipline Architecture for Synthesizable Asynchronous FIR Filter Design. arXiv preprint arXiv:1603.04627, 2016.

Chen Y, Tsividis Y. Signal processing in continuous time using asynchronous techniques. 2017 51st Asilomar Conference on Signals, Systems, and Computers. IEEE, 2017: 1605-1609.

Xu G S. Design of Reconfigurable FIR Filter System Based on FPGA. Advanced Materials Research, 2012, 433: 4669-4674.

Ghazanfari L S, Airoldi R, Nurmi J, et al. Design of a reconfigurable multi-core architecture for streaming applications with a case study on performance evaluation of FIR-filters. Proceedings of the 2013 9th Conference on Ph. D. Research in Microelectronics and Electronics (PRIME). IEEE, 2013: 237-240.

Murali A, Kakarla H K, Anitha Priyadarshini G M. Improved design debugging architecture using low power serial communication protocols for signal processing applications. International Journal of Speech Technology, 2021, 24: 291-302.

Chen Y, Zhang X, Lian Y, et al. A continuous-time digital IIR filter with signal-derived timing and fully agile power consumption. IEEE Journal of Solid-State Circuits, 2017, 53(2): 418-430.

Chen M, Han J, Fang D, et al. An ultra-low-power and area-efficient baseband processor for WBAN transmitter. 2013 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference. IEEE, 2013: 1-4.

Jinding G, Yubao H, Long S. Design of high-speed sampling and adaptive filtering system. 2011 Fourth International Conference on Intelligent Computation Technology and Automation. IEEE, 2011, 2: 506-508.

Marr B, Karl J, Lewins L, et al. An Asynchronous Dataflow Signal Processing Architecture to Minimize Energy per Op. 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems. IEEE, 2013: 50-57.

Chen Y, Tsividis Y. Signal processing in continuous time using asynchronous techniques. 2017 51st Asilomar Conference on Signals, Systems, and Computers. IEEE, 2017: 1605-1609.

Chang I J, Park S P, Roy K. Exploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation. IEEE Journal of Solid-State Circuits, 2010, 45(2): 401-410.

Downloads

Published

26-03-2024

How to Cite

Wang, C. (2024). Synergistic Integration of Asynchronous FIFO and FIR Filters: A Novel Framework for Advanced Digital Signal Processing. Highlights in Science, Engineering and Technology, 87, 90-96. https://doi.org/10.54097/7tqmdr40