A brief review on novel comparator design
DOI:
https://doi.org/10.54097/hset.v27i.3785Keywords:
Comparators, Dynamic bias comparator, High-speed comparator.Abstract
This paper reviewed three different kinds of comparators to show their respective advantage range. The Dynamic-bias comparator extends its pre-amplifier part with a capacitor and has a smaller power with a smaller input referred noise than Elzakker’s comparator but has a higher delay. The Quad high-speed comparator introduced the Quad into the comparator’s latch part. It has a lower delay and also make the calculation of the output voltage easier for it only depends on the skew factor. The low-power dynamic bias has a cross-couple device on its pre-amplifier part which slows down the discharge of the capacitors. It has a higher delay but lower the energy consumption by 30%.
Downloads
References
Schinkel D., Mensink E., Klumperink E.,van Tuijl E., and Nauta B., “A double-tail latch-type voltage sense amplifier with 18ps setup+holdtime,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, USA, Feb. 2007, pp. 314–605.
Gamad R. S., Meena Panchore, “Low Power and Highspeed CMOS Comparator Design Using 0.18µm Technology,” International Journal of Electronic Engineering Research, vol. 2, pp. 71-77, 2010.
Current K. W., “Voltage-mode CMOS quaternary latch circuit”, Electronics Letters, v 30, n 23, p1928-9, 10 Nov 1994.
Wong K. L. J. and Yang C. K. K., “Offset compensation in comparators with minimum input-referred supply noise,” IEEE Journal of Solid-State Circuits, vol. 39, no. 5, pp. 837–840, 2004.
Figueiredo, Pedro M., and Joao C. Vital. “Kickback noise reduction techniques for CMOS latched comparators.” Circuits and Systems II: Express Briefs, IEEE Transactions on 53.7 (2006): 541-545.
Al-Rawi G. A., “A new offset measurement and cancellation technique for dynamic latches,” in Proc. IEEE Int. Symp. Circuits Syst., May 2002, vol. V, pp. 149–152.
Dingwall A. G. F., “Monolithic expandable 6 bit 20 MHz CMOS/SOS A/D converter,” IEEE J. Solid-State Circuits, vol. 14, pp. 926–932, Dec. 1979.
Al-Rawi G. A., “A new offset measurement and cancellation technique for dynamic latches,” in Proc. IEEE Int. Symp. Circuits Syst., May 2002, vol. V, pp. 149–152.
Sepke T., Holloway P., Sodini C. G., and Lee H. S., “Noise analysis for comparator-based circuits,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 3, pp. 541–553, Mar. 2009.
Lin J. Y. and Hsieh C. C., “A 0.3 V 10-bit 1.17 f SAR ADC with merge and split switching in 90 nm CMOS,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 1, pp. 70–79, Jan. 2015.
Downloads
Published
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
How to Cite
