A 42.4 FO4 (1V), 19.27 Eu (1V) 4-bit Absolute-Value Detector
DOI:
https://doi.org/10.54097/hset.v31i.5142Keywords:
Absolute-value Detector, Logic Effort, Gate Sizin.Abstract
Absolute-value detector (AVD) is a fundamental arithmetic logic circuit widely applied in spike-sorting area. In this paper, a novel circuit design of a concise 4-bit AVD whose topology consists of a 2’s complement circuit and a 3-bit ripple carry adder (for comparison purpose), etc., with critical path designed to be as short as possible. Since the minimum energy consumption and the minimum delay cannot be guaranteed at the same time, critical path gate sizing is conducted. Using the method of logic effort and appropriately relaxing the delay requirements to 1.5 times the minimum value, a suitable voltage ranging from 0V to 1V is found to achieve the goal of minimum power consumption.
Downloads
References
Casson A, Rodriguez-Villegas E. Toward online data reduction for portable electroen-cephalography systems in epilepsy [J]. IEEE Transactions on Biomedical Engineering, 2009, 56(12): 2816-2825.
Iranmanesh S, Raikos G, et al. CMOS implementation of a low power absolute value comparator circuit [C]. 2016 14th IEEE International New Circuits and Systems Conference (NEWCAS), 2016.
Goel S, Kumar A and Bayoumi M. Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006, 14(12): 1309-1321.
Yu Zhan, Yu Menglin, et al. The use of reduced two's-complement representation in low-power DSP design [C]. 2002 IEEE International Symposium on Circuits and Systems (ISCAS), 2002.
Sutherland I, Sproull R F, Sproull B, et al. Logical effort: designing fast CMOS circuits [M]. Morgan Kaufmann, 1999.
Hirata M, Nagashima S, et al. A novel electrostatic ion-current absolute-value detector under circumstances with simultaneous electron incidence by the use of a proposed “Self-Collection” method for secondary electron emission [J]. Fusion science and technology, 2003, 43(1): 262-264.
Sutherland I, Sproull R. Logical effort: designing for speed on the back of an envelope [J]. IEEE Advanced Research in VLSI, 1991.
Levi I, Belenky A, Fish A. Logical effort for CMOS-based dual mode logic gates [J]. IEEE Transactions on very large scale integration (VLSI) systems, 2013, 22(5): 1042-1053.
Wang C, Markovic, D. Delay estimation and sizing of CMOS logic using logical effort with slope correction [J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2009, 56(8): 634-638.
Markovic D, Nikolic B, Brodersen R. Analysis and design of low-energy flip-flops [C]. In Proceedings of the 2001 international symposium on Low power electronics and design. 2001: 52-55.
Downloads
Published
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
How to Cite
