An Optimized Design Of 8-Bit Absolute Value Detector Based on CMOS And Logic Effort Theory

Mingshi Wei

doi:10.54097/yf2rr714

Authors

Mingshi Wei

DOI:

https://doi.org/10.54097/yf2rr714

Keywords:

Absolute value detector; CMOS; Logic effort theory; optimization.

Abstract

Absolute value detecting is widely involved in integrated digital circuits. Currently absolute value comparison happens frequently in digital integrated circuits such as RISC structure micro controllers. Considering the requirements of corresponding products, an 8-bit absolute value detector is designed and optimized in this essay. Compared with some similar magnitude comparators existing on the market, this scheme supports 2’s complement input to realize calculation and comparison of absolute values. The basic structure of the design is a Complementary Metal Oxide Semiconductor (CMOS) logic gate circuit which is redesigned in order to reduce the number of transistors involved. The circuit was then further optimized in size and source voltage based on logic effort theory. Based on that, the size of logic gates and V_DD are properly adjusted to optimize both speed and energy efficiency. The final version realized a 20.12% energy consumption when the delay is 1.5 times of minimum value. In the future, similar method could be applied for optimization of other digital circuits in order to improve the performance of corresponding produces.

Downloads

Download data is not yet available.

References

S. S. Naik and P. I. Basarkod, Design of Energy Efficient Magnitude Comparator Architecture using 8T XOR Gate, 2022 3rd International Conference on Electronics and Sustainable Communication Systems (ICESC), Coimbatore, India, 2022: 17-23.

A. S. Eissa, M. A. Elmohr, M. A. Saleh, K. E. Ahmed and M. M. Farag, "SHA-3 Instruction Set Extension for A 32-bit RISC processor architecture," 2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP), London, UK, 2016: 233-234.

Texas Instruments, 4-Bit Magnitude Comparators, SN54LS85 datasheet. Available: https://www.ti.com/product/SN54LS85?keyMatch=SN54LS85&tisearch=search-everything&usecase=GPN, 2023.

Texas Instruments, 8-Bit Identity/Magnitude Comparators, SNx4HC682 datasheet. Available: https://www.ti.com/lit/ds/symlink/sn74hc682.pdf, 2023

J. Ge, J. Yang and C. Zhao, A 1.17ns FO4(1V) Low Energy Cost 4-Bit Absolute-Value Detector, 2021 International Conference on Electronic Information Engineering and Computer Science (EIECS), Changchun, China, 2021: 985-993.

Hiroshi Iwai, Recent status on Nano CMOS and future direction, 2006 International Workshop on Nano CMOS, Mishima, Japan, 2006: 1-5.

Zhuo Bi, Xiaojun Chen. Improving Delay Estimation in Logic Effort under Deep Sub-micron Technology, Computer Engineering & Science, 2014, 36(04): 589-595.

S. C. Tiwari, A. Gupta, K. Singh and M. Gupta, Logical effort based automated transistor width optimization methodology, 2011 World Congress on Information and Communication Technologies, Mumbai, 2011: 1067-1072.

Xinhang Dong, Boyuan Jing, Xiang Yang, Improved Design of a 4-bit Absolute-Value Detector Using Simplified Chain Carry Adder, Journal of Physics, 2021, 2113(012043).

Dong Yang, Rui Li, Xianlong Sun, Estimating and Optimization of Delay in CMOS Digital Circuit based on Logic Effort Model, Microprocessors,2010, 31(5): 21-23+27.

A. Ma, Y. Zheng and H. Zhou, Research on A 16.01 FO4(1V), 26.49 Eu(1V) 4-bit Absolute-Value Detector Based on CMOS transistor, 2021 International Conference on Electronic Information Engineering and Computer Science (EIECS), Changchun, China, 2021: 976-980.

T. Sakurai, CMOS inverter delay and other formulas using alpha -power law MOS model, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers, Santa Clara, CA, USA, 1988: 74-77.

A. Yu, Y. Zhong and X. Zhou, Design and Optimization of 4-bit Absolute-value Comparator Using CMOS & PTL Technique, 2021 International Conference on Electronic Information Engineering and Computer Science (EIECS), Changchun, China, 2021: 912-916.

M. Bansal and J. Singh, Qualitative Analysis of 2-bit CMOS Magnitude Comparator and GDI Magnitude Comparator using FinFET Technology (18nm), 2020 International Conference on Smart Electronics and Communication (ICOSEC), Trichy, India, 2020: 1323-1327.